GNSS Design Verification Engineer

Would you like to join Apple’s growing wireless silicon development team? Global Navigation Satellite Systems (GNSS) space vehicles transmit the power of a lightbulb, they are 13000 miles away, and are moving four kilometers per second. The received signals are commonly one hundred times weaker than cosmic microwave background radiation left over from the Big Bang and arrive next to interfering signals ten billion times stronger, just few MHz away. Our GNSS team is part of Apple’s wireless SOC team. We are a vertically integrated engineering team spanning RF, mixed signal analog design, systems engineering, Design Verification, RTL design, firmware and software engineering, Test, and Validation. Our focus is on highly energy efficient and robust GNSS receiver design. We develop GNSS technology that touches hundreds of millions of lives, something we are passionate about. As a GNSS Design Verification Engineer, you will be responsible for pre-silicon RTL verification of our GNSS IP and SoC subsystem. As part of our DV team, you will develop reusable testbench and verification environment deploying the latest methodology, working closely with GNSS and SoC front-end designers and Systems Engineers.

Description

Build block/subsystem/chip level testbench using outstanding DV methodologies. Build verification plan from specification and review with designers and systems engineers. Architect testbench with maximum reusability in mind and build UVM libraries. Generate directed and constrained random tests, debug failures, manage bug tracking, and close coverage. Create and analyze block/subsystem level coverage model and add test cases to increase coverage. Low power verification and formal verification. Improve DV flow and methodologies.

Minimum Qualifications

• BS with a minimum of 3 years of relevant experience.
• Experience with Wireless/DSP block/System-on-Chip verification.
• Advanced knowledge of SystemVerilog and in-depth understanding in UVM methodology.
• Solid verification skills in problem-solving, constrained random testing, and debugging.

Preferred Qualifications

• MSEE or beyond is preferred.
• Knowledge of SOC subsystem and low power verification experience.
• Experience with SystemVerilog Assertion (SVA).
• Knowledge of scripting (like Shell, Python, and Perl).
• Experience in mixed-signal modeling and simulation

Pay & Benefits

• At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $135,400 and $250,600, and your base pay will depend on your skills, qualifications, experience, and location.

  Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses – including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

  
  
  

  Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

• Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Source ⇲